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V I  ABSTRACT 
Special purpose CCD designed for ultra low-noise im- 
aging and spectroscopy applications that require sube- 
lectron read noise floors, wherein a non-destructive 
output circuit operating near its l/f noise regime is 
clocked in a special manner to read a single pixel multi- 
ple times. Off-chip electronics average the multiple 
values, reducing the random noise by the square-root of 
the number of samples taken. Noise floors below 0.5 
electrons r m s  are possible in this manner. In a preferred 
embodiment of the invention, a three-phase CCD hori- 
zontal register is used to bring a pixel charge packet to 
an input gate adjacent a floating gate amplifier. The 
charge is then repeatedly clocked back and forth be- 
tween the input gate and the floating gate. Each time 
the charge is injected into the potential well of the 
floating gate, it is sensed non-destructively. The floating 
gate amplifier is provided with a reference voltage of a 
fixed value and a pre-charge gate for resetting the am- 
plifier between charge samples t o  a constant gain. After 
the charge is repeatedly sampled a selected number of 
times, it is transferred by means of output gates, back 
into the horizontal register, where it is clocked in a 
conventional manner to a diffusion MOSFET amplifier. 
It can then be either sampled (destructively) one more 
time or otherwise discarded. 
13 Claims, 3 Drawing Sheets 
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in 1975, discloses at pages 56 and 57 thereof, the con- 
cept of utilizing a floating gate amplifier to sense charge 
transferred in a CCD, non-destructively. They describe 
what they call a distributed amplifier concept, in which 
The invention described herein was made in the per- 5 a large number of floating gate amplifiers may be used 
and their respective Signals combined to increase Signal- 
to-noise ratio by a factor equal to the square-root of the 
number of such amplifier stages. Unfortunately, im- 
proving signal to noise ratio in CCDs  using such a 
10 distributed amplifier scheme is not practical. For one 
thing, the use of a large number of amplifiers is too 
complicated, particularly where the signal-to-noise 
ratio must be improved by factors approaching 100, for 
example, where 10,ooO such amplifiers would have to 
be provided for processing each pixel. Even if one con- 
siders only the additional surface area required to pro- 
vide such a large number of floating gate amplifiers, the 
sacrifice for providing a significant improvement in 
signal-to-noise would be prohibitive. Furthermore, 
Eh~kd-~hannel CCDs have often required a bias or 2o even ignoring the additional surface area required, one 
then has to confront the problem resulting from offset 
differences between amplifiers. Providing 10,OOO or 
on a single integrated 
circuit chip, all of which amplifiers have identical gains, 
and thus impractical. 
ULTRA LOW-NOISE CHARGE COUPLED DEVICE 
ORIGIN OF INVENTION 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 usc 
202) in which the Contractor bas elected to retain title. 
This is a continuation of application Ser. No. 
07/575,215 filed Aug. 29, 1990, now abandoned. 
TECHNICAL FIELD 
The prcscnt application relates generally to an ultra 
low-noise charge coupled device and more specifically 
to a charge coupled device designed for ultra low-signal 
level imaging and spectroscopy applications that re- 
quire sub-electron read noise floors. 
BACKGROUND ART 
fat-zero charge to SUCCesSfullY transfer very small 
charge Packets. The fat-zero applied, usually generated 
a shot noise component that was higher than the noise 
produced by the sensor’s on-chip amplifier. The Texas 
quires a fat-zero of 100 electrons (e-) to fill in a design- 
Instruments device is only k-rms, the fat-zero required 3o problem to provide a square-root reduction in noise and 
increasing the overall noise floor of the detector to 
11.6e-. 
Recent efforts by CCD manufacturers have made 
notable progress in eliminating design and process- 
induced trapping centers, similar to those experienced 35 
with the noted Texas Instrument CCD. Today, charge 
by bulk state traps, small electron traps found naturally 
floating gate 
Instruments 8oox800 3-phase CCD for 
induced trap associated with its transfer gate region. 
the on-chip amp1ifier noise for the Texas 
re- 25 would be prohibitively expensive and time consuming 
There is therefore an ongoing need for a buried-chan- 
ne1 CCD structure which circumvents the l/f noise 
for generates a shot noise Of ‘Oe-, to allow sub-electron noise floors to be realized, but 
without requiring the use of a large plurality of amplifi- 
ers which would otherwise create an impractical circuit 
configuration. 
SUMMARY OF THE INVENTION 
transfer efficiency (CTE) performance is usually limited 
in the bulk silicon on which the CCD is made. Current corresponding to a pixel, a large number Of times, by 
CCDs exhibit near perfect charge transfer efficiency as 40 using a single floating gate amplifier. This amplifier is 
a result of the high quality silicon that is grown today. used to sample a pixel’s charge, a large number of times 
F~~ a “bulk state limited” CCD can transfer a repeatedly. The samples collected for a given pixel are 
10,ooO e- charge packet 521 transfers with less than 5 e- then averaged together Off-chiP, reducing the random 
deferred without the aid of a fat-zero charge. noise of the on-chip amplifier by the square-root of the 
Although charge packets of a few electrons can be 45 number of samples taken. For example, if a given Pixel 
transferred, the CCD is unable to read the charge accu- is sampled 100 times, the random noise associated with 
rately because ofthe relatively high noise floor inherent the on-chip amplifier is diminished by a factor of 10. 
to the sensor’s on-chip amplifier (typically a few elec- Thus, the present invention provides a practical single 
trans ms). Recently, efforts have been directed by floating gate amplifier implementation of a CCD imag- 
CCD manufacturers to break the 1 e- noise barrier SO 50 ing sensor to circumvent the l/f noise problem by real- 
that the high m now achieved can be fully exploited. izing a square-root reduction in noise, thereby achiev- 
Theoretically, the read noise for a scientific CCD can ing sub-electron noise floors. This repeated sampling by 
be reduced without limit by the amount of process time one floating gate amplifier is achieved by using a gating 
spent on pixel. There are, however, practical limits configuration which forces the pixel charge to be trans- 
to this procedure. Employing short sample periods, of 55 ferred into the potential well under the floating gate, 
typically less than 8 microseconds, the noise of CCDs causing the voltage at the source of the floating gate 
decreases by the square-root of the sample time. How- amplifier to change in proportion to the amount of 
ever, for longer sample times, the noise only gradually charge transferred beneath the floating gate. That volt- 
decreases and for some CCD camera systems, the noise age is then sampled by off-chip electronics, producing 
actually increases, due to low frequency noise sources 60 the first sample of that particular pixel. The charge 
encountered (e.g., l/f noise generated by the CCD packet is then quickly moved back to an input gate by 
amplifier). Current knowledge in minimizing CCD am- an appropriate gate clocking sequence. The floating 
plifier noise indicates that 2-3 e-noise levels may be the gate is then reset and the cycle is repeated a selected 
practical limit assuming that conventional output number of times depending upon the final noise level 
charge detection schemes are utilized (Le. floating diffu- 65 desired. Each time the charge is transferred to the po- 
sion MOSFET amplifiers). tential well beneath the floating gate, another sample is 
A book entitled Charge Transfer Devices, by Sequin generated for that same pixel. When the number of 
and Thompsett, published by the Academic Press, Inc. desired samples for a pixel have been collected, output 
The present invention the aforementioned need 
by providing non-destructive Of the charge 
5,250,824 
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gates are activated, forcing charge into a horizontal 
register which is then clocked, transferring the charge 
packet to a conventional floating diffusion MOSFET 
amplifier. At that point the charge is either sampled one 
more time destructively or otherwise discarded. The 
novel noise reduction feature of the present invention 
thus takes advantage of the non-destructive charge- 
sensing capability of a floating gate amplifier in a CCD 
structure. However, by repeatedly transferring the 
charge back and forth from input gates to the sensing 
amplifier, the present invention provides a unique im- 
plementation which requires only one floating gate 
amplifier to sense the charge repeatedly. Thus the CCD 
circuit of the present invention avoids the aforemen- 
tioned disadvantages of the prior art, which uses a large 
plurality of floating gate amplifiers. In this manner, the 
novel invention herein disclosed is capable of producing 
noise floors below 0.5 electrons rms. 
OBJECTS OF THE INVENTION 
It is therefore a principal object of the present inven- 
tion to provide a novel CCD image sensing implementa- 
tion in which the charge corresponding to a single pixel 
of an image plane is repeatedly transferred back and 
forth through the potential well of a floating gate ampli- 
fier and the voltage corresponding to the charge sensed 
during each such passage of charge is averaged with all 
other sensed charges in subsequent passages thereof, to 
reduce the noise level of the sensing amplifier by a 
factor proportional to the square-root of the number of 
such transfers. 
It is an additional object of the present invention to 
provide a non-destructive floating gate amplifier con- 
figuration in a CCD image sensing arrangement, 
whereby the charge of a single pixel is repeatedly 
sensed and averaged over a large number of samples by 
repeatedly transferring such charge back and forth into 
the potential well of a single floating gate sensing ampli- 
fier. 
It is still an additional object of the present invention 
to provide a novel CCD imaging sensor wherein the 
charge corresponding to each pixel of such CCD imag- 
ing sensor is repeatedly transferred into the Potential 
well of a single floating gate amplifier, which thus re- 
peatedly and non-destructively generates a voltage pro- 
portional to such charge over a large plurality of sam- 
ples, whereby the voltages corresponding to all such 
samples may be averaged thereby reducing the corre- 
sponding noise level by the square-root of the number 
of such samples, and wherein a unique reference voltage 
resetting capability is provided for assuring constant 
amplifier characteristics for each such sampling event. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The aforementioned objects and advantages of the 
present invention, as well as additional objects and ad- 
vantages thereof, will be more fully understood herein- 
after as a result of a detailed description of a preferred 
embodiment when taken in conjunction with the fol- 
lowing drawings in which: 
FIG. 1 is a design layout of a CCD structure fabri- 
cated in accordance with the present invention; 
FIG. 2 is a combined CCD schematic and potential 
well drawing for the CCD structure shown in FIG. 1; 
FIG. 3 is a timing diagram for the CCD structure 
shown in FIG. 1; 
4 
FIG. 4 is a video line trace graph for one sample per 
pixel of a CCD image sensing device upon which four 
point sources of light are incident; and 
FIG. 5 is a line trace graph, similar to that of FIG. 4, 
5 but illustrating the significant reduction in noise associ- 
ated therewith as a result of taking 64 samples per pixel 
by using the unitary floating gate amplifier CCD struc- 
ture of the present invention. 
DETAILED DESCRIPTION OF A PREFERRED 
EMBODIMENT 
Referring to FIG. 1, it will be seen that a preferred 
embodiment of the CCD structure of the present inven- 
tion, comprises a three-phase horizontal register having 
15 a plurality of conventional three-phase clocking elec- 
trodes for transferring charge from left to right, as 
viewed in FIG. 1. Towards the left portion of the hori- 
zontal register, the invention provides a floating gate 
electrode, of a floating gate amplifier which is used to 
20 detect signal charge in the buried channel of the CCD 
structure as the charge is transferred from left to right in 
the horizontal register. The floating gate is connected to 
a MOSFET source follower amplifier and to a MOS- 
FET reset switch. The reset switch is used to preset the 
25 gate of the floating gate amplifier to a reference voltage 
before signal charge is dumped into the potential well 
underneath the floating gate. As seen further in FIG. 1, 
there are four gates adjacent the floating gate, two on 
either side thereof. More specifically, as seen in FIG. 1, 
30 gates 1 and 2 are positioned to the left of the floating 
gate and gates 3 and 4 are positioned to the right of the 
floating gate. 
As also shown in FIG, 1, the drain terminal of the 
floating gate amplifier used to sense the charge of each 
35 pixel, is designated the reference terminal and the con- 
ventional gate terminal of the floating gate amplifier is 
designated the precharge terminal. The reference and 
precharge terminals of the floating gate amplifier, are 
used to reset the floating gate to a fixed gate voltage 
40 after each pixel charge is.. transferred to the floating 
gate, so that the amplifier characteristics will be identi- 
cal from sample-to-sample. In this way voltage differ- 
ences corresponding to even small charge differences 
from pixel-to-pixel or sample-to-sample, may be accu- 
45 rately sensed, Thus, the reference terminal is connected 
to a fixed voltage and the precharge terminal is pulsed 
periodically between samples to permit the reference 
voltage level to reach the floating gate of the floating 
gate amplifier after each sampling of charge has been 
50 completed. As seen further in FIG. 1, the floating gate 
amplifier is connected at the source of a source-follower 
amplifier, which enables transfer of the voltage corre- 
sponding to the sensed charge to off-chip conventional 
averaging circuits. 
The output end of the horizontal register, that is, the 
right-most portion of the horizontal register as seen in 
FIG. 1, is connected to an output well and an output 
gate. The output well provides a means of pixel binning 
for accumulating charge of a plurality of pixels for even 
60 further increasing the signal-to-noise ratio in those cases 
where a sacrifice in video resolution can be tolerated. 
The output gate reduces clock feed-through to a con- 
ventional floating diffusion MOSFET amplifier, which 
is connected to the right-most end of the horizontal 
65 register by means of a floating diffusion. This conven- 
tional MOSFET floating diffusion amplifier also pro- 
vides a precharge and reference terminal for amplifier 




to generate multiple samples of the pixel charge in the signal-to-noise ratios. Thus, the present invention may 
manner to be described hereinafter, the floating diffu- be used more efficiently by selectively sensing uninter- 
sion amplifier at the output of the horizontal register, esting portions of an overall image in a conventional 
does not employ a floating gate structure and is thus a manner, with only one sample per pixel, thus permitting 
“destructive” amplifier which effects one last sample 5 the greatest amount of time of processing to be spent 
and then is used to effectively discard the sample charge analyzing the more interesting portions of an image 
after the number of desired samples bas been taken. with far greater signal-to-noise performance. 
The sequence of operation of the present invention The improvement in noise reduction performance 
may be best understood by referring to FIG. 1, along provided by the multiple-sampling capability of the 
with the charge transfer sequence illustrated in FIG. 2 10 present invention, may be observed by comparing 
and the timing sequence illustrated in FIG. 3. Operation FIGS. 4 and 5. More specifically, FIG. 4 illustrates line 
begins by conventionally clocking the horizontal regis- traces taken through four point images in an image 
ter using the three phase clocking electrodes attached plane, wherein one sample per pixel is used. As can be 
thereto below the horizontal register, as seen in FIG. 1. Seen in FIG. 4, the read noise is 7.6 electrons rms. On 
One pixel charge is clocked in this conventional man- 15 the other hand, FIG. 5 illustrates the same four point 
ner, until the charge corresponding to one pixel is trans- images, employing 64 samples per pixel by sampling the 
ferred into gate 1, as illustrated in FIG. 2. The horizon- charge per pixel 64 times in accordance with the previ- 
tal register clocks are then inhibited for the duration of ously described implementation of FIG. 1. The read 
the sample sequencing cycle, and shortly thereafter, the noise level in the 64 sample per pixel case of FIG. 5 is 
floating gate is preset to the reference voltage by pul- 20 measured at 0.97 electrons rms or substantially the 
sing the precharge electrode of the amplifier. Gate 1 of square-root of the number of samples. By comparing 
the floating gate amplifier is then clocked low, forcing the line traces of FIG. 4 and 5, it will be seen that the 
the pixel charge to be sampled, to be transferred noise improvement performance of the present inven- 
through gate 2 and into the potential well under the tion is particularly advantageous where single sample 
floating gate. The voltage at the output source of the 25 processing would produce marginal signal-to-noise ra- 
amplifier changes in proportion to the amount of charge tios. Thus for example, the point image occurring at 
transferred beneath the floating gate. The voltage is approximately pixel 100 in the graph of FIGS. 4 and 5, 
then sampled by off-chip electronics, resulting in the is virtually undiscernable in FIG. 4 from the back- 
sensing of the first sample for that pixel. The charge ground read noise. On the other hand, that pixel signal 
packet is then quickly moved back to gate 1 by clocking 30 is clearly discernable in FIG. 5, where the signal-to- 
gates 2 and 1 high and thereby completing one sample noise ratio has been improved by a factor of 8 as a result 
of the sequence. The floating gate is then reset a second of the 64-sample processing provided by the floating 
time and the above noted cycle is repeated. This se- gate amplifier configuration of the invention. 
quence may be repeated as many times as desired de- Actually fabricated CCD structures of the present 
pending upon the final noise level required. Each time 35 invention exhibit single sample noise levels that range 
the charge is transferred into the potential well below between 6-10 electrons rms. By employing 64 samples 
the floating gate, a subsequent sample of that charge, in per pixel, the noise levels for the same CCDs have been 
the form of the voltage at the output of the amplifier, is reduced to the range of 0.75 to 1.25 electrons rms. In 
again collected by off-chip electronics. fact, noise levels below 0.5 electrons rms have been 
When all of the desired samples for the given pixel 40 achieved by employing 256 samples per pixel. It has 
are collected, gates 3 and 4 are then activated, forcing been found that by using appropriate cooling, clock- 
the charge back into the horizontal register at horizon- wave shaping and voltage bias reduction to the CCD, a 
tal register gate 3. Then, normal three-phase clocking of square-root noise reduction relationship can be 
the horizontal register is reactivated. As the horizontal achieved at even more than 256 samples per pixel. Such 
register is clocked in a conventional manner, the pixel’s 45 extreme noise reduction is available in non-visible light 
charge packet is transferred to the conventional floating portions of the image spectrum where shot noise limita- 
diffusion MOSFET amplifier at the right of the hori- tions are not encountered. 
zontal register. At this point, it can be sampled again It will now be understood that what has been dis- 
(only once for this type of amplifier) and discarded closed herein comprises a novel, special purpose CCD 
through a second reset MOSFET. The floating diffu- 50 designed for ultra low-noise imaging and spectroscopy 
sion MOSFET amplifier assures that at least one sample applications that require sub-electron read noise floors, 
of the video image pixel may be obtained even if there wherein a non-destructive output circuit operating near 
is a failure in the floating gate amplifier. This feature of its l/f noise regime is clocked in a special manner to 
the invention is particularly important from the stand- read a single pixel multiple times. Off-chip electronics 
point of reliability in spacecraft applications. However, 55 average the multiple values, reducing the random noise 
even more importantly, the combination in the present by the square-root of the number of samples taken. 
invention of multiple sampling non-destructive floating Noise floors below 0.5 electrons r m s  are possible in this 
gate amplifier and conventional floating diffusion MOS- manner. In a preferred embodiment of the invention, a 
FET amplifier (which does destroy the charge), pro- three-phase CCD horizontal register is used to bring a 
vides a CCD image sensor configuration which permits 60 pixel charge packet to an input gate adjacent a floating 
conventional single sample processing of video images gate amplifier. The charge is then repeatedly clocked 
along with selective ultra low-noise multiple sample back and forth between the input gate and the floating 
processing for desired portions of such images. Such a gate. Each time the charge is injected into the potential 
combined capability is particularly advantageous in well of the floating gate, it is sensed non-destructively. 
spacecraft applications, such as for use in spacecraft- 65 The floating gate amplifier is provided with a reference 
based telescope applications, where only relatively voltage of a fixed value and a pre-charge gate for reset- 
small portions of the image are of interest and need be ting the amplifier between charge samples to a constant 




number of times, it is transferred by means of output 
gates, back into the horizontal register, where it is 
clocked in a conventional manner to a diffusion MOS- 
FET amplifier. It can then be either sampled (destruc- 
tively) one more time or otherwise discarded. While the 5 
present invention is not the first to use a floating gate 
amplifier for increasing signal-to-noise ratios in a CCD 
image sensing structure, it is believed to be the first to 
employ a gating sequence which repeatedly passes a 
pixel charge back and forth into and out of the potential 10 
well of a unitary floating gate amplifier to repeatedly 
sense the same pixel charge value, using one floating 
gate such amplifier. In this manner, the present inven- 
tion provides a practical solution to a long f el t need for 
structure by a factor equal to the square-root of the 
said device also having means for repeatedly transfer- 
ring a charge to be sensed into and out of said 
potential well sequentially for generating a corre- 
sponding plurality of charge-sensing voltages, each 
such voltage corresponding to the respective mag- 
nitude of the sensed charge transferred into said 
potential well; said transferring means including at 
least one input gate in said device adjacent said 
floating gate and means for clocking said charge 
back and forth between said input gate and said 
floating gate; and 
means for averaging said plurality of voltages for 
improving by a factor dependent upon the number 
of transfers of said charge into said potential well, 
the signal-to-noise ratio of an output signal repre- 
senting the magnitude of said sensed charge. 
the read noise floor of a video image CCD I5 
number of such samples. The output of the floating gate 
amplifier is connected to a conventional source fol- 
lower amplifier which transfers the voltage correspond- 
2. The apparatus recited in claim 1 further comprising 
means for resetting said floating gate =PIifier to a 
Pre-selected precise gain prior to each transfer Of said 
ing to each sensed pixel charge to an off-chip averaging 2o sensed charge into said potential 
circuit which ultimately provides a single averaged 
value having a signal-to-noise ratio which is improved 
3. The apparatus recited in claim 1 further comprising 
means for terminating said repeated transferring and 
discarding said sensed charge. by the quare-root Of the number Of taken' Thus 4. The apparatus recited in claim 3 wherein =id ter- for example, if a pixel is sampled 100 times, the random 25 minating and discarding comprises at least one noise associated with the on-chip amplifier is diminished 
by a factor Of lo' The preferred embodiment Of the 
present invention also provides a conventional floating 
diffusion MOSFET amplifier at the end of a horizontal 
charge packet one last time before it is discarded. This 
conventional MOSFET amplifier configuration also 
permits conventional, single sample processing of the 
ventional processing may be used to find selected por- 35 sensed charges. 
tions of high interest which may be subsequently sam- 
pled using the noise reduction multiple sample capabil- 
ity of the floating gate amplifier portion of the inven- 
tion. Thus the present invention provides a unique com- 
bination of highly improved ultra low-noise signal Pro- 40 
cessing and conventional single sample signal process- 
ing in the same CCD structure, either of which sam- 
P h 3  Process may be selected, depending upon the 
signal-to-noise ratio of that pixel or the interest in that 
portion of the overall image. 
Those having skill in the art to which the present 
invention pertains will now, as a result of the applicants 
teaching herein, perceive various modifications and 
additions which may be made to the invention. By way 
of example, while a preferred embodiment of the inven- 50 
tion has been disclosed herein as having a three-phase 
CCD buried channel structure, it will be understood 
that the present invention may be readily provided in 
other CCD configurations such as those which use a 
different number of clocking phases. If fact, it will now 55 
be observed that a number of alternative conventional 
CCD structures may be utilized in combination with the 
multiple sampling floating gate non-destructive charac- 
teristics of the present invention to achieve the signifi- 
cant noise reduction performance thereof. Accordingly, 60 
all such modifications and additions are deemed to be 
within the scope of the invention, which is to be limited 
only by the claims appended hereto. 
output gate adjacent said floating gate and a charge- 
destructive sensing amplifier positioned on said charge- 
coupled device for receiving said send charge from 
said output gate. 
charge 
register. This amplifier can be used to the pixel 30 5. The apparatus recited in claim 1 wherein each said 
to a pixel of an image. 
6. ne apparatus recited in claim 4 further 
positioned between =id output gate and said 
video image Over the majority of the image. Such con- charge-destructive sensing amplifier for accumulating 
7. The apparatus recited in claim 4 further comprising 
for selectively causing charge to bypass said 
floating gate amplifier and be sensed only Once by said 
charge-destmctive sensing amplifier. 
8. An electronic apparatus for sensing charges such as 
charges corresponding to pixels of an image and for 
increasing the signal-to-noise ratio of such sensed 
charges by repeatedly sensing a charge a selected plu- 
rality of times; the apparatus comprising: 
a charge-coupled device having a charge transfer 
register and a floating gate amplifier having a float- 
ing gate with a potential well in said register; 
said device alx, having sampling means for repeat- 
edly transferring a charge to be sensed, into and out 
of said potential well sequentially for generating a 
plurality of sequential charge-sensing voltages, 
each such voltage corresponding to the respective 
magnitude of the sensed charge transferred into 
said potential well, said sampling means including 
at least one input gate adjacent said floating gate 
and means for clocking a sensed charge back and 
forth between said input gate and said floating gate; 
and 
means for averaging said plurality of voltages to pro- 
vide an improvement, dependent upon the number 
of clockings of said sensed charge back and forth 
between said input gate and said floating gate, of 
the signal-to-noise ratio of an output signal repre- 
senting the magnitude of said sensed charge. 
9. The apparatus recited in claim 8 further comprising 
means for resetting said floating gate amplifier to a 
pre-selected precise gain prior to each transfer of said 




1. An electronic apparatus for providing an ultra-low 65 
a buried-channel charge-coupled device having a 
noise sensing of charge; the apparatus comprising: 




10. The apparatus recited in claim 8 further compris- 
ing means for terminating said repeated transferring and 
discarding said sensed charge. 
11. The apparatus recited in claim 10 wherein said 
terminating and discarding means comprises at least one 
output gate adjacent said floating gate and a charge- 
destructive sensing amplifier positioned on said charge- 
coupled device for receiving said sensed charge from 
said output gate. 
12. The apparatus recited in claim 11 further compris- 
ing means positioned between said output gate and said 
charge-destructive sensing amplifier for accumulating 
sensed charges. 
13. The apparatus recited in claim 11 further compris- 
ing means for selectively causing charge to bypass said 
floating gate amplifier and be sensed only once by said 
charge-destructive sensing amplifier. 
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